News for hackers. Stuff that matters.

zu2_

Re:RISC-V SBC VisionFive 2 Officially Shipped on Thursday January 12, 2023 @11:07AM (#34355619)
Oh, I was mistaken. I've verified that at least the rev instruction works (tested on clang -march=rv64imafdcb0p94).
Re:RISC-V SBC VisionFive 2 Officially Shipped on Thursday January 12, 2023 @07:03AM (#34352276)
$ cat /proc/cpuinfo processor : 0 hart : 2 isa : rv64imafdc mmu : sv39 uarch : sifive,u74-mc
Re:RISC-V SBC VisionFive 2 Officially Shipped on Thursday January 12, 2023 @07:02AM (#34352269)
No. VisionFive2's RISC-V CPU does not have the B extension. I confirmed it on the actual device.

$ cat /proc/cpuinfo processor : 0 hart : 2 isa : rv64imafdc mmu : sv39 uarch : sifive,u74-mc