mr_seeker

"Keeping track of time" is not the right word. What I learned at school is that the VHDL design does all the operations at once, and the software that programs the hardware times everything so that the output of every operation is at the same clockpulse. This means that a=b+c is done at the same clockpulse as d=e+f.